General Description

The MAX7651/MAX7652 are complete 12-bit data-acquisition systems featuring an algorithmic, switched-capacitor, analog-to-digital converter (ADC), a pulsewidth-modulated digital-to-analog converter (DAC), three timer/counters, and an industry-standard 8051 microprocessor core with a variety of I/O peripherals. Powerdown capability and full functionality with supply voltages as low as +3V make the MAX7651/MAX7652 suitable for portable and power-sensitive applications.

The MAX7651/MAX7652 perform fully differential voltage measurements with 12-bit resolution, programmable gain, and separate track-and-hold for both positive and negative inputs. The converter accepts versatile input modes consisting of four 2-channel signal pairs or eight 1-channel signals relative to a floating common.

The MAX7651/MAX7652 microprocessor systems feature a CPU, 256 bytes of RAM, two 8kB flash memory, four 8-bit I/O ports, two UARTs, an interrupt controller, and a watchdog timer. Only four clock cycles are required to complete each microprocessor instruction.

The MAX7651/MAX7652 are available in 64-pin TQFP packages.

Applications

Hand-Held Instruments Portable Data-Acquisition Systems Temperature Controllers Smart Transmitters Data Loggers Multi-Channel Data-Acquisition with Data Formatting


- ◆ 12-Bit 53ksps ADC with Fully Differential Inputs
- Dual 8-Bit PWM DAC Outputs
- Three Timers
- 4-Clock Cycle 8051-Compatible Instruction Set with Dual Data Pointers
- Programmable Watchdog Supervisor
- Four Parallel I/O Ports
- Dual Serial I/O Ports (up to 375kb)
- ♦ +3V or +5V Single-Supply Operation
- DC to 12MHz Clock Speed
- 64-Pin TQFP Package

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX7651CCB	0°C to +70°C	64 TQFP
MAX7651ECB	-40°C to +85°C	64 TQFP
MAX7652CCB	0°C to +70°C	64 TQFP
MAX7652ECB	-40°C to +85°C	64 TQFP

Pin configuration appears at end of data sheet.

Functional Diagram



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

AV _{DD} , PWMV, DV _{DD} to AGND AV _{DD} , DV _{DD} to DGND	
AV _{DD} to DV _{DD}	0.3V to +0.3V
AGND, PWMG to DGND	0.3V to +0.3V
Analog Inputs (AIN_, ACOM, XTAL1, X	(TAL2)
to AGND	0.3V to AV _{DD} _ + 0.3V
Analog Outputs (PWMA, PWMB)	
to AGND	<u>-0.3V</u> to AV _{DD} _ + 0.3V
Digital I/O (A_, AD_, ALE/PROG, EA/VI INT1, P, PSEN, RST) to DGND	_{PP} , INT0, 0.3V to DV _{DD} + 0.3V

REF+, REF- to AGND0.3V to AV _{DD} + 0.3V
Short-Circuit Duration (PWM_, P, ALE/PROG, PSEN)1s
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
64-Pin TQFP (derate 5.00mW/°C above +70°C)500mW
Operating Temperature Range
MAX765_CCB0°C to +70°C
MAX765_ECB40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(MAX7651 AV_{DD} = V_{PWMV} = DV_{DD} = V_{REF+} = +4.5V to +5.5V, V_{REF-} = 0, f_{XTAL} = 12MHz. MAX7652 AV_{DD} = V_{PWMV} = DV_{DD} = +2.7V to +3.6V, V_{REF+} = +2.5V, V_{REF-} = 0, A_{COM} = A_{VDD}/2, f_{XTAL} = 12MHz. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS			ТҮР	MAX	UNITS
DC ACCURACY	•			•			•
Resolution	RES			12			bits
		Differential	MAX7651			±1.5	
Deletive Accuracy (Note 1)	INL	Differential	MAX7652			±1.0	LSB
Relative Accuracy (Note 1)	IINL	Single-ended	MAX7651			±4.0	LOD
		Single-ended	MAX7652			±1.5	
Differential Nonlinearity	DNL	Differential			±0.5	±1	LSB
(Note2)	DINL	Single-ended			±0.5	±1	LOD
Offset Error (Note 2)					±2.3	±7	LSB
Offset Temperature Coefficient					±0.25		LSB/°C
Gain Error (Note 2)						3	%
Gain Temperature Coefficient					±3		ppm/°C
Channel-to-Channel Matching (Note 2)		Offset and gain			±0.25		LSB
DYNAMIC SPECIFICATIO	NS (53ksps	, 1kHz SINE-WAVE INPUT	, 5Vp-p (MAX7651), 2.5	Vp-p (MAX76	52))		- I
Signal-to-Noise +		Differential			71		15
Distortion	SINAD	Single-ended			67		dB
Tatal I la marania Diatantian	THD		Differential		-78		JD
Total Harmonic Distortion	IHU	All unaliased harmonics	Single-ended		-73		dB
Spurious-Free Dynamic		Differential			81		JD
Range	SFDR	Single-ended			79		dB
Channel-to-Channel Crosstalk		(Note 3)			-85		dB
Small-Signal Bandwidth		-3dB rolloff			1		MHz
Full-Power Bandwidth					1		MHz



ELECTRICAL CHARACTERISTICS (continued)

(MAX7651 AV_{DD} = V_{PWMV} = DV_{DD} = V_{REF+} = +4.5V to +5.5V, V_{REF-} = 0, f_{XTAL} = 12MHz. MAX7652 AV_{DD} = V_{PWMV} = DV_{DD} = +2.7V to +3.6V, V_{REF+} = +2.5V, V_{REF-} = 0, A_{COM} = A_{VDD}/2, f_{XTAL} = 12MHz. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
CONVERSION RATE							
Conversion Time	tCONV	f _{XTAL} = 12MHz	18.7			μs	
Conversion Rate		f _{XTAL} = 12MHz			53.6	ksps	
ANALOG INPUTS (AIN0-	AIN7, ACON	1)					
Input Voltage Range			0		AVDD	V	
Common-Mode Range			0		AVDD	V	
Input Current					1	μΑ	
Input Capacitance	C _{IN}			10		pF	
DIGITAL INPUTS			•				
Input Voltage Low	VIL		-0.5	(0.2 x DV _{DD} - 1)	V	
Input Voltage High		Input high voltage, except XTAL and RST	0.2 x (DV _{DD} + 0.9)		DV _{DD} + 0.5	V	
	V _{IH}	Input high voltage, XTAL and RST	0.7 x (DV _{DD} + 0.1		DV _{DD} + 0.5	v	
Internal Reset Pulldown		MAX7651	90		409	L.O.	
Resistance	R _{RST}	MAX7652	170		490	kΩ	
Logical High-to-Low Transition Current	ITL	Guaranteed by design			750	μA	
Logical Zero Input Current, Ports 1, 2, and 3 ALE, PSEN		(Note 4)			75	μA	
Input Leakage Current, Port 0	I _{IN}	$V_{IN} = DV_{DD}$ or DGND			±10	μA	
Input Capacitance				10		рF	
DIGITAL OUTPUTS							
Output Low Voltage	Vol	I _{SINK} = 4mA			0.45	V	
		MAX7651: I _{SOURCE} = 4mA 2.4					
Output High Voltage	Voh	MAX7652: I _{SOURCE} = 2mA	= 2mA 2.4			V	

ELECTRICAL CHARACTERISTICS (continued)

 $(MAX7651: AV_{DD} = V_{PWMV} = DV_{DD} = V_{REF+} = +4.5V \text{ to } +5.5V, V_{REF-} = 0, f_{XTAL} = 12MHz. MAX7652: AV_{DD} = V_{PWMV} = DV_{DD} = +2.7V \text{ to } +3.6V, V_{REF+} = +2.5V, V_{REF-} = 0, A_{COM} = A_{VDD}/2, f_{XTAL} = 12MHz. T_{A} = T_{MIN} \text{ to } T_{MAX}, unless otherwise noted. Typical values are at T_{A} = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
EXTERNAL VOLTAGE R	EFERENCE	CHARACTERISTICS (REF+, REF-)	÷			
Reference Voltage		VREF+ - VREF-	0		AVDD	V
Range		VREF+ - VREF-	0		AVDD	v
Reference Input Current					35	μΑ
Reference Input				10		pF
Capacitance				10		рі
POWER REQUIREMENT	s					
Analog Supply Current					5	mA
Digital Supply Current		MAX7651, during page erase			55	mA
Digital Supply Sulferit		MAX7652, during page erase			40	110.0
Idle-Mode Digital		MAX7651		13	30	mA
Supply Current		MAX7652		5	12	111/ \
Stop-Mode Supply Current		IAVDD + IDVDD (Note 5)			10	μΑ
Analog Power-Supply Rejection Ratio	PSRR			-40		dB
PWM OUTPUTS						1
Output Low Voltage		I _{SINK} = 2mA			0.4	V
Output High Voltage		ISOURCE = 2mA	2.4			V
FLASH EXTERNAL PRO	GRAMMING	(FIGURE 1, NOTE 6)	I			1
Program Pulse Width	t PROGL		10t _{CK}			ns
Program Address and Data Setup	tasuw	Guaranteed by design	Зt _{CK}			ns
		MAX7651	7t _{CK}		16t _{CK}	
Program Cycle Time	twrite		+ 54000		+ 72000	ns
		MAX7652	7t _{CK} + 54000		32t _{CK} + 72000	
Verify Address and					1 72000	
Data Set	t ADSUR		3t _{CK}			ns
Verify Access Time	^t READ				9t _{CK} + 50	ns
Minimum P2.7 Pulse Width Low	tP27L		10t _{CK}			ns
Minimum P2.7 Pulse Width High	tP27H	Guaranteed by design	Зt _{CK}			ns
Clock Period	tск		83		250	ns
FLASH EXTERNAL MAS		GURE 2, NOTE 6)				
Erase Mode Setup	tP23SU		Зt _{CK}			ns
Program Pulse Width	tERASLOW		10t _{CK}			ns
Erase Cycle Time	tMASSERASE		8.29		11	ms

TIMING CHARACTERISTICS

(MAX7651: AVDD = VPWMV = DVDD = VREF+ = +4.5 to +5.5V, VREF- = 0, f_{XTAL} = 12MHz. MAX7652: AVDD = VPWMV = DVDD = +2.7V to +3.6V, VREF+ = +2.5V, VREF- = 0, ACOM = AVDD/2, f_{XTAL} = 12MHz. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Figure 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
RST Pulse Width (High)			100 + (64 x t _{СК})			μs
EXTERNAL CLOCK	•					
Clock Frequency	fск				12	MHz
Clock Period	t CLCL		83			ns
Clock High Time	t CHCX		25			ns
Clock Low Time	tCLCX		25			ns
Clock Rise Time	t CLCH	Guaranteed by design			10	ns
Clock Fall Time	t CHCL	Guaranteed by design			10	ns
INSTRUCTION TIMING CHA	RACTERIST	ICS				
ALE Pulse Width	tlhll		1.5t _{CLCL} - 20	-		ns
Address Valid to ALE Low	t _{AVLL}		0.5t _{CLCL} - 15	-		ns
Address Hold after ALE Low	tLLAX		0.5t _{CLCL} - 20	-		ns
ALE Low to Valid Instruction In	tLLIV				2.5t _{CLC} L - 35	ns
ALE Low to PSEN Low	tllpl		0.5t _{CLCL} - 10			ns
PSEN Pulse Width	t _{PLPH}		2t _{CLCL} - 15			ns
PSEN Low to Valid Instruction In	t PLIV				2t _{CLCL} - 35	ns
Input Instruction Hold after PSEN	tpxix		0			ns
Input Instruction Float after PSEN	tpxiz				tCLCL - 15	ns
Address to Valid Instruction	taviv				3t _{CLCL} - 50	ns
PSEN Low to Address Float	t _{PLAZ}				10	ns

TIMING CHARACTERISTICS (continued)

(MAX7651: AVDD = VPWMV = DVDD = VREF+ = +4.5 to +5.5V, VREF- = 0, f_{XTAL} = 12MHz. MAX7652: AVDD = VPWMV = DVDD = +2.7V to +3.6V, VREF+ = +2.5V, VREF- = 0, ACOM = AVDD/2, f_{XTAL} = 12MHz. T_A = TMIN to TMAX, unless otherwise noted. Typical values are at T_A = +25°C.) (Figure 3)

PARAMETER	SYMBOL	CONDITIONS	MIN T	P MAX	UNITS
MOVX TIMING CHARACTER	RISTICS (Not	e 6)			
		$t_{MCS} = 0$, Guaranteed by design	2t _{CLCL} - 20		
RD Pulse Width	^t RLRH	t _{MCS} > 0, Guaranteed by design	t _{MCS} - 20		ns
WR Pulse Width	b 4 4 4 4 4 4	t _{MCS} = 0	2t _{CLCL} - 20		ns
Wh Fulse Width	twlwh	t _{MCS} > 0	t _{MCS} - 20		115
RD Low to Valid Data In	^t RLDV	$t_{MCS} = 0$		2t _{CLCL} - 55	ns
		t _{MCS} > 0		t _{MCS} - 55	
Data Hold After RD	t _{RHDX}		0		ns
		$t_{MCS} = 0$		tCLCL - 10	
Data Float After RD	^t RHDZ	t _{MCS} > 0		2t _{CLCL} - 10	ns
ALE Low to Valid Data In		$t_{MCS} = 0$		2.5t _{CLCL} - 58	
	tlldv	t _{MCS} > 0		1.5t _{CLCL} - 58 + t _{MCS}	ns
Port 0 Address to Valid	tavdv1	t _{MCS} = 0		3t _{CLCL} - 60	
Data In		t _{MCS} > 0		2t _{CLCL} - 61 + t _{MCS}	ns
Port 2 Address to Valid	t	t _{MCS} = 0		3t _{CLCL} - 60	
Data In	tavdv2	t _{MCS} > 0		2t _{CLCL} - 64 + t _{MCS}	ns
ALE Low to \overline{RD} or \overline{WR} Low	+	$t_{MCS} = 0$	0.5t _{CLCL} - 5	0.5t _{CLCL} + 10	
ALE LOW IO ND OF WA LOW	tllwl	t _{MCS} > 0	1.5t _{CLCL} - 5	1.5t _{CLCL} + 10	ns
Port 0 Address Valid to \overline{RD} or \overline{WR} Low		t _{MCS} = 0	tclcl - 10		
	tavwl1	t _{MCS} > 0	2t _{OLOL} - 10		ns
Port 2 Address Valid to \overline{RD}	+	$t_{MCS} = 0$	tolor - 10		
or WR Low	tavwl2	t _{MCS} > 0	2t _{CLCL} - 10		ns

M/IXI/M

TIMING CHARACTERISTICS (continued)

(MAX7651: AVDD = VPWMV = DVDD = VREF+ = +4.5 to +5.5V, VREF- = 0, f_{XTAL} = 12MHz. MAX7652: AVDD = VPWMV = DVDD = +2.7V to +3.6V, V_{REF+} = +2.5V, V_{REF-} = 0, ACOM = AVDD/2, f_{XTAL} = 12MHz. TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Figure 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
		$t_{MCS} = 0$	-9				
Data Valid to WR Transition	tqvwx	t _{MCS} > 0	t _{CLCL} - 12			ns	
Data Valid Before WR High	to:	$t_{MCS} = 0$	2t _{CLCL} - 20			20	
Data valio belore wh high	tqvwh	t _{MCS} > 0	t _{MCS} - 30			ns	
Data Hold After WR High	.	$t_{MCS} = 0$	tCLCL - 18				
Data Hold Alter WH High	twhax	t _{MCS} > 0	2t _{CLCL} - 18			ns	
RD Low to Address Float	t _{RLAZ}				0	ns	
		$t_{MCS} = 0$	0		10		
RD or WR High to ALE High	twhlh	t _{MCS} > 0	tCLCL - 5		tCLCL +11	ns	
SERIAL PORT TIMING CHA	RACTERISTI	cs				•	
Serial Port Clock Cycle	txi xi	SM2 = 0 (12 clocks/cycle)		12 tCLCL		ns	
Time	^I XLXL	SM2 = 1 (4 clocks/cycle)		4 tCLCL		115	
Output Data Setup to Clock	tqvxh	SM2 = 0 (12 clocks/cycle)		10 t _{CLCL}		ns	
Rising Edge	νQVAΠ	SM2 = 1 (4 clocks/cycle)		3 t _{CLCL}		115	
Output Data Hold after	txhqx	SM2 = 0 (12 clocks/cycle)		2 tCLCL		ns	
Clock Rising Edge	KIIQA	SM2 = 1 (4 clocks/cycle)		t CLCL		110	
Input Data Hold after Clock	txhdx			SM2 = 0 (12 clocks/cycle) t _{CLCL}			ns
Rising Edge	MIDA	SM2 = 1 (4 clocks/cycle)		t CLCL			
Clock Rising Edge to Input	txhdv	SM2 = 0 (12 clocks/cycle)		11t _{CLCL}		ns	
Data Valid	91101	SM2 = 1 (4 clocks/cycle)		3t _{CLCL}			

Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the offset and gain errors have been nullified.

Note 2: $A_{VDD} = +5.0V$, $(V_{REF+}) - (V_{REF-}) = +5.0V$ or $A_{VDD} = +3.0V$, $(V_{REF+}) - (V_{REF-}) = +2.5V$.

Note 3: Ground at "ON" channel; 10kHz sine-wave applied to all "off" channels.

Note 4: ALE and PSEN are in reset cycle.

Note 5: All digital inputs are at DGND or DV_{DD} . $f_{XTAL} = 0$.

Note 6: Table 1. Data Memory Stretch Values.

Note 7: The minimum frequency when writing to the internal flash is 4MHz.

MD2	MD1	MD0	MEMORY CYCLES	READ/WRITE STROBE WIDTH (CLOCKS)	STROBE WIDTH TIME AT 12MHz	tMCS
0	0	0	2	2	167ns	Ot _{CLCL}
0	0	1	3 (default)	4	334ns	4tCLCL
0	1	0	4	8	668ns	8tCLCL
0	1	1	5	12	997ns	12t _{CLCL}
1	0	0	6	16	1330ns	16t _{CLCL}
1	0	1	7	20	1666ns	20t _{CLCL}
1	1	0	8	24	2000ns	24t _{CLCL}
1	1	1	9	28	2333ns	28t _{CLCL}

Table 1. Data Memory Stretch Values

Table 2. External Flash Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.6	P2.7	P3.6	P3.7	P2.5
Write Lower FLASH	Н	L	$\uparrow\downarrow$	Н	L	Н	Н	Н	L
Read Lower FLASH	Н	L	Н	Н	L	↑↓	Н	Н	L
Write Lock Bit 1	Н	L	$\uparrow\downarrow$	Н	Н	Н	Н	Н	Н
Write Lock Bit 2	Н	L	$\uparrow \downarrow$	Н	Н	Н	L	L	Н
Write Lock Bit 3	Н	L	↑↓	Н	Н	L	Н	L	Н
Mass Erase	Н	L	$\uparrow \downarrow$	Н	Н	L	L	L	Н
Read Sig Bytes	Н	L	Н	Н	L	L	L	L	L
Write Upper FLASH	Н	L	$\uparrow \downarrow$	Н	L	Н	Н	Н	Н
Read Upper FLASH	Н	L	Н	Н	L	$\uparrow\downarrow$	Н	Н	Н

Note 1: To program the lock bits, ALE must be low for duration of "Write Lockbit" cycle.

Note 2: $\overline{\text{INTO}}$ and $\overline{\text{INT1}}$ are open-drain and must either be driven or require a pullup (typically 10k Ω) to DV_{DD}.




Figure 1. FLASH External Mass Erase Waveforms




Figure 2. FLASH External Programming and Verification Waveforms




Figure 3a. External Program Memory Read Cycle

MAX7651/MAX7652




Figure 3b. External Data Memory Read Cycle






Figure 3c. External Program Memory Write Cycle



MAX7651/MAX7652

Typical Operating Characteristics (continued) $(T_A = +25^{\circ}C, unless otherwise noted.)$

MAX7651: $AV_{DD} = V_{PWMV} = DV_{DD} = V_{REF+} = 5.0V$, $V_{REF-} = 0$, $V_{COM} = AV_{DD}/2$, $f_{XTAL} = 12MHz$. MAX7652: AVDD = VPWMV = DVDD = VREF+ = 3.0V, VREF- = 0, VCOM = AVDD/2, fXTAL = 12MHz.



MAX7651/MAX7652

ANALOG SUPPLY CURRENT

Pin Description

PIN	NAME	FUNCTION
1	AINO	Analog Input 0. Negative differential input relative to AIN1 or positive differential input relative to ACOM. (See Table 6)
2	AIN1	Analog Input 1. Positive differential input relative to AIN0 or positive differential input relative to ACOM. (See Table 6)
3	AIN2	Analog Input 2. Negative differential input relative to AIN3 or positive differential input relative to ACOM. (See Table 6)
4	AIN3	Analog Input 3. Positive differential input relative to AIN2 or positive differential input relative to ACOM. (See Table 6)
5	AIN4	Analog Input 4. Negative differential input relative to AIN5 or positive differential input relative to ACOM. (See Table 6)
6	AIN5	Analog Input 5. Positive differential input relative to AIN4 or positive differential input relative to ACOM. (See Table 6)
7	AIN6	Analog Input 6. Negative differential input relative to AIN7 or positive differential input relative to ACOM. (See Table 6)
8	AIN7	Analog Input 7. Positive differential input relative to AIN6 or positive differential input relative to ACOM. (See Table 6)
9	AV _{DD}	Positive Analog Supply Voltage. Analog power source for the A/D converter and other analog functions excluding the PWM D/A converter. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to AGND.
10	AGND	Analog Ground. Connect PWMG to AGND.
11	REF+	High-Side Reference Input. High-side reference voltage for A/D conversions. Must be between AV _{DD} and AGND. Bypass to AGND with a 0.1μ F in parallel with a 10μ F low ESR capacitor to AGND.
12	REF-	Low-Side Reference Input. Low-side reference voltage for A/D conversions. Must be between AV _{DD} and AGND. If not connected to AGND bypass to AGND with a 0.1μ F in parallel with a 10μ F low ESR capacitor to AGND.
13	PWMV	Positive Analog Supply Voltage 2. Analog power source for the the PWM D/A converter outputs. Bypass with a 0.1μ F in parallel with a 10μ F low ESR capacitor to PWMG.
14	PWMG	Ground for PWM. Connect to AGND.
15	PWMA	PWM Output A. Output of PWM D/A Converter A. See PWM Digital-to-Analog Conversions.
16	PWMB	PWM Output B. Output of PWM D/A Converter B. See PWM Digital-to-Analog Conversions.
17	INTO	External Interrupt 0 Input (active-low)
18	ĪNT1	External Interrupt 1 Input (active-low)
19	P3.7/RD	P3.7: Bit 7 for General Purpose I/O Port 3 (most significant bit)
19	13.7/11D	RD: Read Output. Read strobe for accessing external data memory (active-low)
20	P3.6/WR	P3.6: Bit 6 for General Purpose I/O Port 3
20	1 0.0/0011	WR: Write Output. Write strobe for writing to external data memory (active-low)
21	P3.5/T1	P3.5: Bit 5 for General Purpose I/O Port 3
<u>ک</u> ۱	10.0/11	T1: Timer 1 External Input
		P3.4: Bit 4 for General Purpose I/O Port 3
22	2 P3.4/T0/ READY	T0: Timer 0 External Input
		READY: Ready State Output (external flash programming mode only)
23	P3.3	P3.3: Bit 3 for General Purpose I/O Port 3
24	P3.2	P3.2: Bit 2 for General Purpose I/O Port 3

Pin Description (continued)

25 P3.1/ TXD0 P3.1: Bit 1 for General Purpose I/O Port 3 26 P3.0/ TXD0: Transmit Serial Output for Serial Port P0.0 27 DRND Diot Consent Purpose I/O Port 3 (least significant bit) 28 DVDD P3.0: Bit 0 for General Purpose I/O Port 3 (least significant bit) 28 DVDD Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40, and 62 together. 29 P2.0/A8 P2.0. Bit 0 for General Purpose I/O Port 2 (least significant bit) 48. Bit 8 for Internal Flash Memory Address P2.1. Bit 1 for General Purpose I/O Port 2 30 P2.1/A9 P2.1. Bit 1 for General Purpose I/O Port 2 A8: Bit 3 for Internal Flash Memory Address P2.3. Bit 3 for General Purpose I/O Port 2 31 P2.2/A10 A11: Bit 11 for Internal Flash Memory Address 32 P2.4/A12 A11: Bit 11 for Internal Flash Memory Address 33 P2.4/A12 P2.4 Bit 4 for General Purpose I/O Port 2 44 P2.5 Bit 6 for General Purpose I/O Port 2 55 P2.6 Bit 6 for General Purpose I/O Port 2 6 P2.7 Flort Internal Flash Memory Polor 12 (Port 12 (Port 12 (Port 12	PIN	NAME	FUNCTION
25 TXD0 TXD0: Transmit Serial Output for Serial Port 26 P3.0/ RXD0: Bit 0 for General Purpose I/O Port 3 (least significant bit) 27 DGND Digital Ground. Connect DGND to ASND at the power source. Connect pins 27, 39, and 61 together. 28 DVDD Connect DGND to ASND at the power source. Connect pins 27, 39, and 61 together. 29 P2.0/A8 P2.0. Bit 0 for General Purpose I/O Port 2 (least significant bit) A8: Bit 8 for Internal Flash Memory Address P2.1: Bit 1 for General Purpose I/O Port 2 30 P2.1/A9 P2.2: Bit 2 for General Purpose I/O Port 2 A8: Bit 9 for Internal Flash Memory Address P2.3: Bit 3 for General Purpose I/O Port 2 31 P2.2/A10 P2.2: Bit 1 for General Purpose I/O Port 2 32 P2.4/A12 P2.4: Bit 4 for General Purpose I/O Port 2 33 P2.4/A12 P2.5: Bit 5 for General Purpose I/O Port 2 34 P2.5 P2.6: Bit 6 for General Purpose I/O Port 2 35 P2.6 Bit 6 for General Purpose I/O Port 2 36 P2.7 P2.6: Bit 6 for General Purpose I/O Port 2 37 P2.6 Bit 6 for General Purpose I/O Port 2 38 P2.6: Bit 6 for Gene			
26 P3.0/ RXD0 P3.0: Bit 0 for General Purpose I/O Port 3 (least significant bit) 27 DGND Digital Ground. Connect DGND to AGND at the power source. Connect pins 27, 39, and 61 together. 28 DVDD Positive Digital Supply Voltage. Bypass with a 0.1µE in parallel with a 10µE low ESR capacitor to DGND. Connect pins 28, 40, and 62 together. 29 P2.0.48 AS. Bit 8 for Internal Flash Memory Address 30 P2.1/A9 AS. Bit 9 for Internal Flash Memory Address 31 P2.2/A10 AS. Bit 9 for Internal Flash Memory Address 32 P2.3/A11 AS. Bit 1 for General Purpose I/O Port 2 A0: Bit 10 for Internal Flash Memory Address P2.2: Bit 1 for General Purpose I/O Port 2 31 P2.2/A10 AS: Bit 3 for General Purpose I/O Port 2 32 P2.3/A11 AS: Bit 1 for General Purpose I/O Port 2 33 P2.4/A12 P2.4: Bit 1 for General Purpose I/O Port 2 41 P2.5. Bit 5 for General Purpose I/O Port 2 34 P2.6. Bit 6 for General Purpose I/O Port 2 35 P2.6 Bit 6 for General Purpose I/O Port 2 36 P2.7. Bit 7 for General Purpose I/O Port 2 37 PSEN Program Store	25		
26 RXD0 RXD0: Receive Serial Input for Serial Port 27 DGND Digital Ground. Connect DGND to AGND at the power source. Connect pins 27, 39, and 61 together. 28 DVpD Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40, and 62 together. 29 P2.0/A8 A8: Bit 6 for Internal Flash Memory Address 30 P2.1/A9 P2.1: Bit 1 for General Purpose I/O Port 2 (least significant bit) A8: Bit 9 for Internal Flash Memory Address P2.3/A11 72.2/A10 P2.2: Bit 2 for General Purpose I/O Port 2 A10: Bit 10 for Internal Flash Memory Address P2.3/A11 72.2: Bit 2 for General Purpose I/O Port 2 A1:: Bit 11 for General Purpose I/O Port 2 A1:: Bit 11 for General Purpose I/O Port 2 A1:: Bit 11 for Internal Flash Memory Address 73 P2.4/A12 P2.4: Bit 1 for General Purpose I/O Port 2 A1:: Bit 1 2 for Internal Flash Memory Address P2.4: Bit 1 for General Purpose I/O Port 2 A1:: Bit 1 1 for General Purpose I/O Port 2 P2.5: Bit 5 for General Purpose I/O Port 2 A1:: Bit 1 for General Purpose I/O Port 2 P2.6: Bit 6 for General Purpose I/O Port 2 7 P2.6 P2.6: Bit 6 for General Purpose I/O Port 2		P3.0/	
27 DGND Digital Ground. Connect DGND to AGND at the power source. Connect pins 27, 39, and 61 together. 28 DVpp Positive Digital Supply Voltage. Sypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40, and 62 together. 29 P2.0/A8 P2.0/B P2.0/D P2.0/B P2.0/D P2.0/B P2.0/D P2.0/B P2.0/D P2.0/B P2.0/D P2.0/B P2.0/D P2.0/D P2.0/B P2.0/D P2.0/D P2.0/D P2.0/D P2.0/D P2.0/D P2.0/D P2.0/D P2.2/B P2.1/B P2.1/B P2.2/B P2.6/B <td< td=""><td>26</td><td>-</td><td></td></td<>	26	-	
28 DVpp Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28. 40, and 62 together. 29 P2.0/B8 P2.0/B P2.0: Bit 0 for General Purpose I/O Port 2 (least significant bit) 30 P2.1/JA9 P2.0: Bit 1 for General Purpose I/O Port 2 30 P2.1/B9 P2.1: Bit 1 for General Purpose I/O Port 2 31 P2.2/A10 P2.2: Bit 2 for Internal Flash Memory Address 32 P2.3/A11 P2.3: Bit 3 for General Purpose I/O Port 2 33 P2.4/A12 A10: Bit 10 for Internal Flash Memory Address 33 P2.4/A11 A11 Bit 11 for Internal Flash Memory Address 34 P2.5 Bit 4 for General Purpose I/O Port 2 34 P2.5 Bit 4 for General Purpose I/O Port 2 35 P2.6 Bit 6 for General Purpose I/O Port 2 36 P2.7 P2.6: Bit 6 for General Purpose I/O Port 2 37 P2.6 Bit 7 for General Purpose I/O Port 2 38 P2.7 P2.6: Bit 6 for General Purpose I/O Port 2 37 P2.6 Bit 7 for General Purpose I/O Port 2 38 P2.7 Flash Programmi	27	DGND	
29 P2.0/.88 P2.0: Bit 0 for General Purpose I/O Port 2 (least significant bit) 30 P2.1/A9 A9: Bit 9 for Internal Flash Memory Address 31 P2.2/A10 A9: Bit 9 for Internal Flash Memory Address 31 P2.2/A10 A9: Bit 9 for Internal Flash Memory Address 32 P2.3/A11 A1: Bit 10 for Internal Flash Memory Address 33 P2.4/A12 P2.4: Bit 4 for General Purpose I/O Port 2 A1: Bit 11 for Internal Flash Memory Address P2.4: Bit 4 for General Purpose I/O Port 2 33 P2.4/A12 P2.4: Bit 4 for General Purpose I/O Port 2 A1: Bit 12 for Internal Flash Memory Address P2.4: Bit 5 for General Purpose I/O Port 2 34 P2.6 P2.6: Bit 6 for General Purpose I/O Port 2 35 P2.6 P2.6: Bit 6 for General Purpose I/O Port 2 36 P2.7 Flash Programming Mode Select (see Table 2) 37 PSEN Internal Flash Memory Porgram read from external devices. To ensure flash data integrity during RST insertions. RLOAD must be greater than or equal to 200kΩ. 38 ALE/ PROG: Flash Memory Program Pulse 39 DGND Digital Ground. Connect pins 27, 39, and 61 together.	28	DV _{DD}	Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND.
A8: Bit 8 for Internal Flash Memory Address 30 P2.1/A9 A9: Bit 9 for Internal Flash Memory Address 31 P2.2/A10 A9: Bit 9 for Internal Flash Memory Address 32 P2.3/A11 A1: Bit 10 for Internal Flash Memory Address 33 P2.4/A12 P2.4: Bit 4 for General Purpose I/O Port 2 A1: Bit 10 for Internal Flash Memory Address 33 P2.4/A12 P2.4: Bit 4 for General Purpose I/O Port 2 A1: Bit 10 for Internal Flash Memory Address 34 P2.5: Bit 5 for General Purpose I/O Port 2 A1:: Bit 11 for Internal Flash Memory Address 34 P2.6: Bit 6 for General Purpose I/O Port 2 35 P2.6 P2.6: Bit 6 for General Purpose I/O Port 2 36 P2.7 Flash Programming Mode Select (see Table 2) 37 P2.7 P2.7: Bit 7 for General Purpose I/O Port 2 (most significant bit) Flash Programming Mode Select (see Table 2) Porram Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions. RLOAD must be greater than or equal to 200kΩ. 38 ALE/ PROG PROG: Flash Memory Program Pulse 39 DGND Digital Ground.		D0.0/4.0	
30 P2.1/A9 A9: Bit 9 for Internal Flash Memory Address 31 P2.2/A10 P2.2: Bit 2 for General Purpose I/O Port 2 31 P2.2: A11 A10: Bit 10 for Internal Flash Memory Address 32 P2.3/A11 P2.3: Bit 3 for General Purpose I/O Port 2 33 P2.4/A12 P2.4: Bit 4 for General Purpose I/O Port 2 34 P2.5 P2.5: Bit 5 for General Purpose I/O Port 2 34 P2.5: Bit 5 for General Purpose I/O Port 2 35 P2.6 P2.5: Bit 5 for General Purpose I/O Port 2 36 P2.7 P2.5: Bit 5 for General Purpose I/O Port 2 37 P2.6 P2.7: Bit 7 for General Purpose I/O Port 2 (most significant bit) 198 P2.7 Pish Programming Mode Select (see Table 2) 37 PSEN Program Store Enable (active-low), Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kQ. 38 ALE/ PROG Program Purpose I/O Port 0 (Bast significant bit) 40 DV_DD Doitive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together. 41 P0.1/ADI P0.1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data	29	P2.0/A8	A8: Bit 8 for Internal Flash Memory Address
A8: Bit 9 for Internal Flash Memory Address31P2.2/A10P2.2: Bit 2 for General Purpose I/O Port 2 A10: Bit 10 for Internal Flash Memory Address32P2.3/A11P2.3: Bit 3 for General Purpose I/O Port 2 A11: Bit 11 for Internal Flash Memory Address33P2.4/A12P2.4: Bit 4 for General Purpose I/O Port 2 A12: Bit 12 for Internal Flash Memory Address34P2.5: Bit 5 for General Purpose I/O Port 2 A12: Bit 12 for Internal Flash Memory Address34P2.6: Depr and Lower Internal Flash Memory Select (see Table 2) Upper and Lower Internal Flash Memory Select (see Table 2)35P2.6P2.7: Bit 7 for General Purpose I/O Port 2 Flash Programming Mode Select (see Table 2)36P2.7: Bit 7 for General Purpose I/O Port 2 (most significant bit) Flash Programming Mode Select (see Table 2)37PSENProgram Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, R _{LOAD} must be greater than or equal to 200kQ.38ALE/ PROGALE: Address Latch Enable. To ensure flash data integrity during RST insertions, R _{LOAD} must be greater than or equal to 200kQ.40DVDDDoitive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together.41P0.1/AD1P0.1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data43P0.2/AD2P0.2: Bit 2 for Internal Flash Memory Data or External Memory I/O Data44P0.3/AD3P0.3: Bit 3 for General Purpose I/O Port 0 AD2: Bit 2 for Internal Flash Memory Data or External Memory I/O Data44P0.	00	D0 1/40	P2.1: Bit 1 for General Purpose I/O Port 2
31 P2.2/A10 A10: Bit 10 for Internal Flash Memory Address 32 P2.3/A11 P2.3: Bit 3 for General Purpose I/O Port 2 33 P2.4/A12 P2.4: Bit 4 for General Purpose I/O Port 2 34 P2.4: Bit 4 for General Purpose I/O Port 2 35 P2.4: Bit 4 for General Purpose I/O Port 2 36 P2.5: Bit 5 for General Purpose I/O Port 2 37 P2.6 P2.7 P2.6: Bit 6 for General Purpose I/O Port 2 36 P2.7: Bit 7 for General Purpose I/O Port 2 (most significant bit) Flash Programming Mode Select (see Table 2) 37 PSEN Program Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 38 ALE/ PROG ALE: Address Latch Enable. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 39 DGND Digital Ground. Connect pins 27, 39, and 61 together. 40 DVDD Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together. 41 P0.1/AD1 P0.1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data 42 P0.1/AD1 P0.1: Bit 1 or I	30	P2.1/A9	A9: Bit 9 for Internal Flash Memory Address
A10: Bit 10 for Internal Flash Memory Address32P2.3/A11P2.3: Bit 3 for General Purpose I/O Port 2 A11: Bit 11 for Internal Flash Memory Address33P2.4/A12P2.4: Bit 4 for General Purpose I/O Port 2 A12: Bit 12 for Internal Flash Memory Address34P2.4: Dift 4 for General Purpose I/O Port 2 Upper and Lower Internal Flash Memory Select (see Table 2)35P2.6P2.6: Bit 6 for General Purpose I/O Port 2 	0.1	D0.0/0.40	P2.2: Bit 2 for General Purpose I/O Port 2
32 P2.3/A11 A11: Bit 11 for Internal Flash Memory Address 33 P2.4/A12 P2.4: Bit 4 for General Purpose I/O Port 2 34 P2.5 Bit 12 for Internal Flash Memory Address 34 P2.5 P2.6: Bit 5 for General Purpose I/O Port 2 35 P2.6 P2.6: Bit 6 for General Purpose I/O Port 2 36 P2.7 P2.6: Bit 6 for General Purpose I/O Port 2 (most significant bit) 71 Flash Programming Mode Select (see Table 2) 72 P2.7 Flash Programming Mode Select (see Table 2) 73 PSEN Program Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 73 PSEN Program Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 74 ALE/ PROG PROG: Flash Memory Program Pulse 79 DGND Digital Ground. Connect pins 27, 39, and 61 together. 70 P0.0/AD0 Po0: Bit 0 for General Purpose I/O Port 0 (least significant bit) 70 P0.0/AD0 Po0: Bit 0 for Internal Flash Memory Data or External Memory I/O Data (least significant bit) 71	31	P2.2/A10	A10: Bit 10 for Internal Flash Memory Address
A11: Bit 11 for internal Hash Memory Address33P2.4/A12P2.4: Bit 4 for General Purpose I/O Port 234P2.5Eit 12 for Internal Flash Memory Address34P2.5Eit 12 for Internal Flash Memory Address35P2.6P2.6: Bit 6 for General Purpose I/O Port 236P2.7Flash Programming Mode Select (see Table 2)37P2.7Flash Programming Mode Select (see Table 2)37PSENProgram Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kQ.38ALE/ PROGALE: Address Latch Enable. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kQ.40DVDDDigital Ground. Connect pins 27, 39, and 61 together.41P0.0/ADDPo: Bit 0 for General Purpose I/O Port 0 (ennect pins 28, 40 and 62 together.41P0.1/AD1P0.1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data43P0.2/AD2P0.2: Bit 2 for General Purpose I/O Port 0 AD1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data44P0.3/AD3Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for General Pu			P2.3: Bit 3 for General Purpose I/O Port 2
33 P2.4/A12 A12: Bit 12 for Internal Flash Memory Address 34 P2.5 Bit 12 for Internal Flash Memory Address 34 P2.5 Bit 5 for General Purpose I/O Port 2 35 P2.6 Flash Programming Mode Select (see Table 2) 36 P2.7 Flash Programming Mode Select (see Table 2) 37 PSEN P2.7: Bit 7 for General Purpose I/O Port 2 (most significant bit) 7 PSEN Program Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 38 ALE/ PROG ALE: Address Latch Enable. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 40 DVDD Digital Ground. Connect pins 27, 39, and 61 together. 41 P0.0/AD0 Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together. 42 P0.1/AD1 P0.0: Bit 0 for General Purpose I/O Port 0 43 P0.2/AD2 P0.1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 Bit 3 for Internal Flash Memory Data or External Mem	32	P2.3/A11	A11: Bit 11 for Internal Flash Memory Address
A12: Bit 12 for Internal Flash Memory Address 34 P2.5: Bit 5 for General Purpose I/O Port 2 35 P2.6 Flash Programming Mode Select (see Table 2) 36 P2.7 Flash Programming Mode Select (see Table 2) 37 PSEN PSEN Program Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 38 ALE/ PROG ALE: Address Latch Enable. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 39 DGND Digital Ground. Connect pins 27, 39, and 61 together. 41 P0.0/ADD Policital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together. 41 P0.0/ADD P0.0: Bit 0 for General Purpose I/O Port 0 42 P0.1/AD1 P0.1: Bit 1 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 F0.2: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data P0.4: Bit 4 for General Purpose I/O Port 0 AD4: Bit 4 for General Purpose I/O Port 0 AD5: Bit 3 for			P2.4: Bit 4 for General Purpose I/O Port 2
34 P2.5 Upper and Lower Internal Flash Memory Select (see Table 2) 35 P2.6 P2.6: Bit 6 for General Purpose I/O Port 2 36 P2.7 P2.7: Bit 7 for General Purpose I/O Port 2 (most significant bit) 37 PSEN Program Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kQ. 38 ALE/ PROG PC: Bit 2 for General Purpose I/O Port 2 (most significant bit) 39 DGND Digital Ground. Connect pins 27, 39, and 61 together. 40 DVDD Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together. 41 P0.0/ADD P0.0: Bit 0 for Internal Flash Memory Data or External Memory I/O Data (least significant bit) 42 P0.1/AD1 P0.1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data	33	P2.4/A12	A12: Bit 12 for Internal Flash Memory Address
$\frac{1}{4} + \frac{1}{1} $	0.1	D0 5	P2.5: Bit 5 for General Purpose I/O Port 2
35P2.6Flash Programming Mode Select (see Table 2)36P2.7P2.7: Bit 7 for General Purpose I/O Port 2 (most significant bit) Flash Programming Mode Select (see Table 2)37PSENProgram Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ.38ALE/ PROGALE: Address Latch Enable. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ.39DGNDDigital Ground. Connect pins 27, 39, and 61 together.40DVDDPositive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together.41P0.0/ADDP0.0: Bit 0 for General Purpose I/O Port 0 (least significant bit) AD0: Bit 0 for Internal Flash Memory Data or External Memory I/O Data AD1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data43P0.2/AD2P0.2: Bit 2 for General Purpose I/O Port 0 AD2: Bit 2 for Internal Flash Memory Data or External Memory I/O Data44P0.3/AD3P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data44P0.3: Bit 3 for General Purpose I/O Port 0 	34	P2.5	Upper and Lower Internal Flash Memory Select (see Table 2)
36P2.7Flash Programming Mode Select (see Table 2)36P2.7P2.7: Bit 7 for General Purpose I/O Port 2 (most significant bit)37PSENProgram Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kQ.38 $ALE/$ PROGALE: Address Latch Enable. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kQ.39DGNDDigital Ground. Connect pins 27, 39, and 61 together.40DVDDPositive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together.41P0.0/ADDPo.0: Bit 0 for General Purpose I/O Port 0 (least significant bit) AD0: Bit 0 for General Purpose I/O Port 0 AD1: Bit 1 for General Purpose I/O Port 043P0.2/AD2P0.1: Bit 1 for General Purpose I/O Port 0 AD1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data44P0.3/AD3P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data44P0.3/AD3P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data	05	D0.0	P2.6: Bit 6 for General Purpose I/O Port 2
36 P2.7 Flash Programming Mode Select (see Table 2) 37 PSEN Program Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 38 ALE/ PROG ALE: Address Latch Enable. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ. 39 DGND Digital Ground. Connect pins 27, 39, and 61 together. 40 DVDD Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together. 41 P0.0/AD0 Po.0: Bit 0 for General Purpose I/O Port 0 (least significant bit) 42 P0.1/AD1 P0.1: Bit 1 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 44 P0.3/AD3 P0.4: Bit 4 for General Purpose I/O Port 0	35	P2.6	Flash Programming Mode Select (see Table 2)
Flash Programming Mode Select (see Table 2)37PSENProgram Store Enable (active-low). Qualifies program read from external devices. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ.38ALE/ PROGALE: Address Latch Enable. To ensure flash data integrity during RST insertions, RLOAD must be greater than or equal to 200kΩ.39DGNDDigital Ground. Connect pins 27, 39, and 61 together.40DVDDPositive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. 	20	D0 7	P2.7: Bit 7 for General Purpose I/O Port 2 (most significant bit)
37 PSEN integrity during RST insertions, R _{LOAD} must be greater than or equal to 200kΩ. 38 ALE/ PROG ALE: Address Latch Enable. To ensure flash data integrity during RST insertions, R _{LOAD} must be greater than or equal to 200kΩ. 39 DGND Digital Ground. Connect pins 27, 39, and 61 together. 40 DV _{DD} Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together. 41 P0.0/ADD P0.0: Bit 0 for General Purpose I/O Port 0 (least significant bit) 42 P0.1/AD1 P0.0: Bit 1 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 42 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 42 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data	30	P2.7	Flash Programming Mode Select (see Table 2)
38 ALE/ PROG than or equal to 200kΩ. 39 DGND Digital Ground. Connect pins 27, 39, and 61 together. 40 DVDD Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together. 41 P0.0/ADD P0.0: Bit 0 for General Purpose I/O Port 0 (least significant bit) 42 P0.1/AD1 P0.1: Bit 1 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 43 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 43 P0.3/AD3 P0.4: Bit 4 for General Purpose I/O Port 0	37	PSEN	
39DGNDDigital Ground. Connect pins 27, 39, and 61 together.40DVDDPositive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together.41P0.0/ADDP0.0: Bit 0 for General Purpose I/O Port 0 (least significant bit) AD0: Bit 0 for Internal Flash Memory Data or External Memory I/O Data (least significant bit)42P0.1/AD1P0.1: Bit 1 for General Purpose I/O Port 0 AD1: Bit 1 for General Purpose I/O Port 0 AD1: Bit 1 for General Purpose I/O Port 043P0.2/AD2P0.2: Bit 2 for General Purpose I/O Port 0 AD2: Bit 2 for General Purpose I/O Port 0 AD2: Bit 2 for Internal Flash Memory Data or External Memory I/O Data44P0.3/AD3P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data	38		ALE: Address Latch Enable. To ensure flash data integrity during RST insertions, R_{LOAD} must be greater than or equal to 200k Ω .
40 DV _{DD} Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together. 41 P0.0/AD0 P0.0: Bit 0 for General Purpose I/O Port 0 (least significant bit) 42 P0.1/AD1 P0.1: Bit 1 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3/AD3 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 44 P0.3/AD3 P0.4: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.4: Bit 3 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3/AD3		PROG	PROG: Flash Memory Program Pulse
40 DVDD Connect pins 28, 40 and 62 together. 41 P0.0/AD0 P0.0: Bit 0 for General Purpose I/O Port 0 (least significant bit) 41 P0.0/AD0 AD0: Bit 0 for Internal Flash Memory Data or External Memory I/O Data (least significant bit) 42 P0.1/AD1 P0.1: Bit 1 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data	39	DGND	Digital Ground. Connect pins 27, 39, and 61 together.
41 P0.0/AD0 AD0: Bit 0 for Internal Flash Memory Data or External Memory I/O Data (least significant bit) 42 P0.1/AD1 P0.1: Bit 1 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data	40	DV _{DD}	
AD0: Bit 0 for Internal Flash Memory Data or External Memory I/O Data (least significant bit) 42 P0.1/AD1 P0.1: Bit 1 for General Purpose I/O Port 0 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.4: Bit 4 for General Purpose I/O Port 0	44		P0.0: Bit 0 for General Purpose I/O Port 0 (least significant bit)
42 P0.1/AD1 AD1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data 43 P0.2/AD2 P0.2: Bit 2 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 44 P0.3/AD3 P0.3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data P0.4: Bit 4 for General Purpose I/O Port 0	41	PU.0/ADU	AD0: Bit 0 for Internal Flash Memory Data or External Memory I/O Data (least significant bit)
AD1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data 43 P0.2/AD2 43 P0.2/AD2 44 P0.3/AD3 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data P0.4: Bit 4 for General Purpose I/O Port 0	40		P0.1: Bit 1 for General Purpose I/O Port 0
43 P0.2/AD2 AD2: Bit 2 for Internal Flash Memory Data or External Memory I/O Data 44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data P0.4: Bit 4 for General Purpose I/O Port 0	42	PU. I/AD I	AD1: Bit 1 for Internal Flash Memory Data or External Memory I/O Data
44 P0.3/AD3 P0.3: Bit 3 for General Purpose I/O Port 0 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data P0.4: Bit 4 for General Purpose I/O Port 0	40		P0.2: Bit 2 for General Purpose I/O Port 0
44 P0.3/AD3 AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data P0.4: Bit 4 for General Purpose I/O Port 0	43	FU.2/AD2	AD2: Bit 2 for Internal Flash Memory Data or External Memory I/O Data
AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data P0.4: Bit 4 for General Purpose I/O Port 0	4.4		P0.3: Bit 3 for General Purpose I/O Port 0
P0.4: Bit 4 for General Purpose I/O Port 0	44	FU.3/AD3	AD3: Bit 3 for Internal Flash Memory Data or External Memory I/O Data
	AE		P0.4: Bit 4 for General Purpose I/O Port 0
45 P0.4/AD4 AD4: Bit 4 for Internal Flash Memory Data or External Memory I/O Data	45	PU.4/AD4	AD4: Bit 4 for Internal Flash Memory Data or External Memory I/O Data



Pin Description (continued)

PIN	NAME	FUNCTION
	P0.5/	P0.5: Bit 5 for General Purpose I/O Port 0
46	AD5	AD5: Bit 5 for Internal Flash Memory Data or external memory I/O
	P0.6/	P0.6: Bit 6 for General Purpose I/O Port 0
47	AD6	AD6: Bit 6 for Internal Flash Memory Data or external memory I/O
	P0.7/	P0.7: Bit 7 for General Purpose I/O Port 0 (most significant bit)
48	AD7	AD7: Bit 7 for Internal Flash Memory Data or external memory I/O
		P1.0: Bit 0 for General Purpose I/O Port 1 (least significant bit)
	P1.0/T2/	T2: Timer 2 External Input
49	T2OUT/ AD0	T2OUT: Timer 2 External Output
	ADU	AD0: Bit 0 for Internal Flash Memory Address
	P1.1/	P1.1: Bit 1 for General Purpose I/O Port 1
50	T2EX/	T2EX: Timer 2 External Capture/Reload Trigger
	AD1	AD1: Bit 1 for Internal Flash Memory Address
	P1.2/	P1.2: Bit 2 for General Purpose I/O Port 1
51	RXD1/	RXD1: Receive Serial Input for UART 1
	AD2	AD2: Bit 2 for Internal Flash memory Address
	P1.3/	P1.3: Bit 3 for General Purpose I/O Port 1
52	TXD1/	TXD1: Transmit Serial Input for UART 1
	AD3	AD3: Bit 3 for Internal Flash Memory Address
53	P1.4/	P1.4: Bit 4 for General Purpose I/O Port 1
55	AD4	AD4: Bit 4 for Internal Flash Memory Address
54	P1.5/	P1.5: Bit 5 for General Purpose I/O Port 1
54	AD5	AD5: Bit 5 for Internal Flash Memory Address
55	P1.6/	P1.6: Bit 6 for General Purpose I/O Port 1
55	AD6	AD6: Bit 6 for Internal Flash Memory Address
56	P1.7/	P1.7: Bit 7 for General Purpose I/O Port 1
00	AD7	AD7: Bit 7 for Internal Flash Memory Address
57	ĒĀ/V _{PP}	EA: Connect to DGND to use external ROM. Connect EA to DVDD for internal flash memory.
07		VPP: Flash Programming Voltage (external flash programming mode only)
58	RST	Active High Reset. Connected to an internal $130k\Omega$ pulldown resistor. Connect a 2.2µF (typ) capacitor from DV _{DD} to RST.
59	XTAL2	Clock Output. Connect a crystal across XTAL1 and XTAL2. The on-chip clock signal is not available at XTAL2. Leave XTAL2 unconnected when XTAL1 is driven with an external clock.
60	XTAL1	Clock Input. Connect a crystal across XTAL1 and XTAL2. Alternatively, drive XTAL1 with a CMOS- compatible clock and leave XTAL2 unconnected.
61	DGND	Digital Ground. Connect pins 27, 39, and 61 together.
62	DV _{DD}	Positive Digital Supply Voltage. Bypass with a 0.1µF in parallel with a 10µF low ESR capacitor to DGND. Connect pins 28, 40 and 62 together.
63	TEST	Test Point. Must be connected to DGND.
64	ACOM	Analog Common Input. Negative differential input relative to AIN_ for single-ended measurements (see Table 6). Connect to AV _{DD} /2 for maximum input range.

M/XI/M

__Detailed Description

MAX7651/MAX7652 Architecture

The MAX7651/MAX7652 are complete 12-bit dataacquisition systems featuring an algorithmic, switchedcapacitor, analog-to-digital converter (ADC), dual pulse-width-modulated digital-to-analog converter (DAC), and an industry-standard 8051 microprocessor core with a variety of I/O and timing peripherals.

Using an external oscillator with an operating frequency between 1MHz and 12MHz, the MAX7651/MAX7652 execute the majority of its commands in only four clock periods to yield an average speed improvement of 2.5 times over typical 8051 microprocessors requiring 12 clock periods instructions. See the MAX7651/MAX7652 *Programmer's Reference Manual* for further details.

On-chip peripherals include four 8-bit parallel ports, two serial ports, three general-purpose timers, and a watchdog timer. The MAX7651/MAX7652 also feature 16kB in two banks of 8kB flash memory and 256 bytes of high-speed random access memory.

Memory Organization

The MAX7651/MAX7652 support up to 64kB of external program (read-only) memory and data (random-access) memory in conformance with the 8051 industry standard.

Figure <u>4</u> shows the program memory organization. When EA is high, the CPU has access to two internal 8kB blocks of flash memory beginning at addresses 0000H (lower block) and 2000H (upper block). Addresses 0000H–0002H and 0003H–006AH of the lower block are reserved for the CPU reset vector and a set of interrupt vectors, respectively (see Table 3). Addresses 3FC0H–3FFFH of the upper block are also reserved and cannot be accessed by the CPU. Addresses 4000H–FFFFH are for external ROM. When EA is low, the external ROM must be used for all program addresses (0000H–FFFFH).

Figure 5 shows the data memory (RAM) organization. The first 256 bytes are partitioned between two internal 128-byte blocks. The lower block (addresses 0000H–007FH) is used for registers or scratchpad memory and can be accessed either directly or indirectly (see the MAX7651/MAX7652 *Programmer's Reference Manual*). The upper block (addresses 0080H–00FFH) reflects a set of special function registers (SFRs) when accessed directly, and separate scratchpad memory when accessed indirectly. Addresses 0100H–FFFFH are reserved for external RAM.

Table 4 shows the SFR mapping to memory and Table 5 shows the SFR contents on power-up or reset. Unshaded register designations are consistent with the industry standard 8051. Shaded register designations




Figure 4. Program Memory Organization






Figure 5. Data Memory (RAM) Organization

Table 3. Reset and Interrupt Vector Locations

ADDRESS RANGE	FUNCTION	NATURAL PRIORITY*
0000H-0002H	Reset Vector	0
	INTERRUPT VECTORS	· · ·
0003H-000AH	INTO (external interrupt 0)	1
000BH-0012H	Timer 0	2
0013H-001AH	INT1 (external interrupt 1)	3
001BH-0022H	Timer 1	4
0023H-002AH	Serial Port 0 transmit/receive	5
002BH-0032H	Timer 2	6
0033H-003AH	Reserved	
003BH-0042H	Serial Port 1 transmit/receive	7
0043H-004AH	Flash memory write/page erase	8
004BH-0052H	ADC (end of conversion)	9
0053H-005AH	Reserved	10
005BH-0062H	Reserved	11
0063H-006AH	Watchdog timer	12

*Lower priority number takes precedence.

Table 4. SFR Memory Organization

HEX ADDRESS	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
F8	EIP						PWMC	
F0	В							
E8	EIE		EEAL	EEAH	EEDAT	EESTCMD		
E0	ACC							
D8	EICON		PWPS	PWDA	PWDB	WDT		
D0	PSW							
C8	T2CON		RCAP2L	RCAP2H	TL2	TH2		
C0	SCON1	SBUF1	ADDAT0	ADDAT1	Reserved	ADCON		
B8	IP		Reserved	Reserved				
B0	P3		VERSION	Reserved	Reserved			
A8	IE							
A0	P2							
98	SCON0	SBUF0						
90	P1	EXIF						
88	TCON	TMOD	TL0	TH0	TL1	TH1	CKCON	Reserved
80	PO	SP	DPLO	DPH0	DPL1	DPH1	DPS	PCON

Note 1: SFRs in column 0/8 are bit addressable. Other SFRs are not bit addressable.

Note 2: The VERSION SFR contains the silicon ID and will change for future MAX7651/MAX7652 revisions.

M/IXI/M

Table 5. SFR Contents on Power-Up or Reset

REGISTER	ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
P0	80	1	1	1	1	1	1	1	1
SP	81	0	0	0	0	0	1	1	1
DPL0	82	0	0	0	0	0	0	0	0
DPH0	83	0	0	0	0	0	0	0	0
DPL1	84	0	0	0	0	0	0	0	0
DPH1	85	0	0	0	0	0	0	0	0
DPS	86	0	0	0	0	0	0	0	0
PCON	87	0	0	1	1	0	0	0	0
TCON	88	0	0	0	0	0	0	0	0
TMOD	89	0	0	0	0	0	0	0	0
TL0	8A	0	0	0	0	0	0	0	0
TH0	8B	0	0	0	0	0	0	0	0
TL1	8C	0	0	0	0	0	0	0	0
TH1	8D	0	0	0	0	0	0	0	0
CKCON	8E								
P1	90	0	0	0	0	0	0	0	0
EXIF	91	0	0	0	0	1	0	0	0
SCON0	98	0	0	0	0	0	0	0	0
SBUF0	99	0	0	0	0	0	0	0	0
P2	AO	1	1	1	1	1	1	1	1
IE	A8	0	0	0	0	0	0	0	0
P3	BO	1	1	1	1	1	1	1	1
IP	B8	1	0	0	0	0	0	0	0
SCON1	CO	0	0	0	0	0	0	0	0
SBUF1	C1	0	0	0	0	0	0	0	0
ADDAT0	C2	0	0	0	0	0	0	0	0
ADDAT1	C3	0	0	0	0	0	0	0	0
ADCON	C5	0	0	0	0	0	0	0	0
T2CON	C8	0	0	0	0	0	0	0	0
RCAP2L	CA	0	0	0	0	0	0	0	0
RCAP2H	СВ	0	0	0	0	0	0	0	0
TL2	CC	0	0	0	0	0	0	0	0
TH2	CD	0	0	0	0	0	0	0	0
PSW	D0	0	0	0	0	0	0	0	0
EICON	D8	0	1	0	0	0	0	0	0
PWPS	DA	0	0	0	0	0	0	0	0
PWDTA	DB	0	0	0	0	0	0	0	0
PWDTB	DC	0	0	0	0	0	0	0	0
WDT	DD	0	0	0	0	0	0	0	0

REGISTER	ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
ACC	E0	0	0	0	0	0	0	0	0
EIE	E8	1	1	1	0	0	0	0	0
EEAL	EA	0	0	0	0	0	0	0	0
EEAH	EB	0	0	0	0	0	0	0	0
EEDAT	EC	0	0	0	0	0	0	0	0
EESTCMD	ED	0	0	0	0	0	0	0	0
В	F0	0	0	0	0	0	0	0	0
EIP	F8	1	1	1	0	0	0	0	0
PWMC	FE	0	0	0	0	0	0	0	0

Table 5. SFR Contents on Power-Up or Reset (continued)

are unique to the MAX7651/MAX7652. Subsequent sections of this data sheet explain the SFR functions.

RESERVED SFR addresses are used for MAX7651/ MAX7652 testing and should not be accessed by user software. Undesignated SFR addresses are not implemented and will return indefinite data when read.

Special Function Registers for Microprocessor Operations and Control

Accumulator SFR

The Accumulator SFR is used for arithmetic operations including addition, subtraction, multiplication, division, and Boolean bit manipulation. Accumulator specific instructions designate the accumulator as "A".

B SFR

The B SFR is used for multiply and divide operations. It is otherwise available as a scratchpad register.

Program Status Word SFR

The PSW or Program Status Word SFR contains bits that indicate the state of the microprocessor CPU. Table 6 shows the individual bit functions.

Stack Pointer SFR

The SP or Stack Pointer SFR contains the "top-of-thestack" address in internal RAM. This address increments before data is stored during PUSH and CALL executions. The default value is 07H after reset, so that the stack begins at 08H.

Dual Data Pointer SFRs

The MAX7651/MAX7652 feature dual data pointers to enhance execution times when moving large blocks of data. All DPTR-related instructions use 16 bits contained at SFR pairs DPH0 and DPL0 or DPH1 and DPL1 to address external data RAM or peripherals. Bit 0 (SEL) within the DPS SFR determines the data pointer. No other bits have significance in this register. When SEL= 0, DPTR instructions use DPH0 and DPL0, when SEL=1, DPTR instructions use DPH1 and DPL1. Program code developed for 8051 platforms that use a single data pointer (DPH0 and DPL0) requires no modification if SEL = 0 (the default value).

Power Control SFR

The PCON Power Control SFR provides software control over the power modes. In both IDLE and STOP modes, CPU processing is suspended and internal registers maintain their current data. The STOP mode additionally disables the internal clock and analog circuitry. Any enabled CPU interrupt can be used to terminate the IDLE mode. A reset is necessary to terminate the STOP mode and is sufficient to terminate the IDLE mode. Table 7 shows the PCON SFR format.

Instruction Set

The MAX7651/MAX7652 instruction set is compatible with the 8051 industry standard. See the MAX7651/ MAX7652 *Programmer's Reference Manual* for a complete listing.

Analog-to-Digital Converter

ADC Operation

Figure 6 shows a simplified model of the converter input structure and the associated switch timing. Once initiated, a voltage conversion requires 224 periods of the external master clock. Capacitor C_{HOLD} charges to the difference between inputs AIN+ and AIN- during eight clock periods of acquisition time that begin on the rising edge of clock cycle 13. This charge sample is subsequently transferred to the ADC (through the action of SW5) during eight clock periods that begin on the rising edge of clock cycle 21. The ADC asserts a conversion complete flag on the rising-edge of clock cycle 225 (see ADC Special Function Registers).






Figure 6. ADC Input Structure and Switch Timing

Since the acquisition time is limited to eight clock periods, the acquired voltage at C_{HOLD} can have significant error if the analog input source impedance (R_s) is large. Limit the worst-case error to 1/2 LSB by ensuring,

Rs < 0.9 tCLK / CHOLD

where $t_{\mbox{CLK}}$ is the clock period. Smaller $R_{\mbox{S}}$ values may be necessary if an antialiasing filter is used.

The ADC continuously samples the positive and negative difference between the two external reference voltages REF+ and REF- by reconfiguring capacitor CREF over alternate eight clock-period intervals. Switch pairs 1 and 2 are forced off and on, respectively, on the rising edge of clock cycle five to ensure synchronization with conversions. Capacitor C_{HOLD} also charges to the difference

between REF+ and REF- on the rising edge of clock cycle 29 and remains charged until the next conversion. Nevertheless, continuous C_{REF} charging requirements dominate loading at the REF+ and REF- inputs.

Analog Inputs

MAX7651/MAX7652

The MAX7651/MAX7652 operate in either single-ended or differential mode. In single-ended mode, one of eight input channels (AIN0–AIN7) is assigned to AIN+, and ACOM is assigned to AIN- (see Figure 6). In differential mode, the eight input channels are assigned to AIN+ and AIN- with four distinct pairings. Table 6 shows the input assignments for different values of bits M3, M2, M1, and M0 in the A/D Control SFR (see ADC Special Function Registers).

Analog Input Protection

Internal protection diodes clamp the analog inputs to AV_{DD} and AGND, so channels can swing within AGND -



0.3V and AV_{DD} + 0.3V without damage. For accurate conversions the inputs should not extend beyond the supply rails.

Transfer Function

Figure 7 shows the bipolar two's complement ADC transfer function. The single-ended conversion range extends from -VREF/2 to +VREF/2, where VREF = VREF+ - VREF-. The differential conversion range extends from -VREF to +VREF. Each LSB in the single-ended and dif-

ferential mode reflects voltage increments of VREF/4096 and 2VREF/4096, respectively.

ADC Special Function Registers

The ADCON or A/D Control SFR establishes ADC operating conditions and input configurations. Table 7 shows the individual bit functions. A "write" to ADCON initiates the A/D conversion process.

Table 6. Program Status Word (PSW) Format

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)				
CY	AC	FO	RS1	RS0	OV	F1	Р				
BIT	NAME		DESCRIPTION								
7	CY		Carry Flag. Set to "1", following an additional operation that results in a carry or a subtraction operation that results in a borrow. Otherwise cleared to 0.								
6	AC	Auxiliary Carry F	Auxiliary Carry Flag. Similar to CY, but used for BCD operations.								
5	F0	User Flag 0. Ger	User Flag 0. General-purpose flag for software control.								
		Register Select Bits. These select one of four banks of eight registers that occupy the first 32 addresses in the lower internal RAM.									
	50.1	RS1	RS0								
4,3	RS1, RS0	0	0	Register ban	k 0, addresses 00	H–07H					
	130	0	1	Register ban	k 1, addresses 08	H–0FH					
		1	0	Register ban	k 2, addresses 10	H–17H					
		1	1	Register ban	k 3, addresses 18	H–1FH					
2	OV	Overflow Flag. Se	t to "1", for any arith	nmetic operation th	nat yields an overflo	w. Otherwise clear	ed to zero.				
1	F1	User Flag 1. Ger	User Flag 1. General-purpose flag for software control.								
0	Р		o "1", when the mo o zero (even num		e accumulator bit	s is one (odd num	ber of 1's),				

Table 7. Power Control (PCON) Format

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)			
SMOD0	—	—	—	GF1	GF0	STOP	IDLE			
BIT	NAME		DESCRIPTION							
7	SMOD0	Serial Port 0 Ba	Serial Port 0 Baud-Rate Doubler Enable. SMOD0 = 1, doubles the baud rate.							
6,5,4	—	Reserved								
3	GF1	General Flag 1	. General-purpos	e flag for softwar	e control.					
2	GF0	General Flag 0	. General-purpos	e flag for softwar	e control.					
1	STOP	STOP Mode Se	STOP Mode Select. STOP = 1 stops the crystal oscillator and powers down the analog circuitry.							
0	IDLE	IDLE Mode Sel	ect. IDLE = 1 res	ults in suspensio	n of CPU process	sing.				

M/IXI/M

External Reference

The MAX7651/MAX7652 require external reference voltages at V_{REF+} and V_{REF-}. A single reference voltage can be used at V_{REF+}, when V_{REF-} is connected to AGND. The positive reference voltages must be no greater than the analog supply voltage AV_{DD} and capable of supplying 30 μ A. Bypass each reference voltage to AGND with a 0.1 μ F capacitor in parallel with a 10 μ F low ESR capacitor.




Figure 7a. Single-Ended Mode Transfer Function

Table 8. Analog Input Selection

PWM Digital-to-Analog Converters (DACs)

The MAX7651/MAX7652 provide two pulse-width modulated (PWM) DACs for applications that do not require high conversion accuracy. Figure 8 shows the pulsewidth-modulator block diagram. The clock signal is divided by 2 (x + 1), where x is the content of the Pulse-Width Prescaler (PWPS) SFR register. This reduced frequency signal is used to drive a modulo-255 counter. When the counter value exceeds the value stored in SFRs PWDA (Output A) or PWDB




Figure 7b. Differential Mode Transfer Function

MD3	MD2	MD1	MD0	MODE	AIN+	AIN-
0	0	0	0	Single-ended	AINO	ACOM
0	0	0	1	Single-ended	AIN1	ACOM
0	0	1	0	Single-ended	AIN2	ACOM
0	0	1	1	Single-ended	AIN3	ACOM
0	1	0	0	Single-ended	AIN4	ACOM
0	1	0	1	Single-ended	AIN5	ACOM
0	1	1	0	Single-ended	AIN6	ACOM
0	1	1	1	Single-ended	AIN7	ACOM
1	0	0	0	Differential	AIN1	AINO
1	0	0	1	Differential	AIN3	AIN2
1	0	1	0	Differential	AIN5	AIN4
1	0	1	1	Differential	AIN7	AIN6
1	1	0	0	_	REF+	REF-

MAX7651/MAX7652






Figure 8. PWM Block Diagram

(Output B), the corresponding output transitions from low to high (Figure 9).

Writing 00H to PWDA or PWDB, yields a waveform with 100% duty cycle (High), and writing FFH to PWDA or PWDB yields a waveform with 0% duty cycle (Low). Writing an intermediate register value y, yields a waveform with duty cycle $(1 - y / 255) \times 100\%$. Tables 10, 11, and 12 show the formats of the PWPS, PWDA, and PWDB SFR's.

External low-pass filters are needed to obtain DC voltages between 0 and DV_{DD} from the PWM outputs. Simple RC filters are preferred. Choose R >2k Ω to avoid excessive loading, and choose C <0.1µF to avoid large transient currents that reflect the PWM switching action. Each filtered PWM output can source or sink up to 2mA. Do not exceed this specification. If larger output capability is required, provide an appropriate buffer such as a unity-gain op amp. PWM circuitry and PWM Outputs A and B are enabled with the Pulse-Width Modulator Control (PWMC) SFR. Table 13 shows the PWMC SFR format.

Watchdog Timer

The MAX7651/MAX7652 features a watchdog timer that resolves irregular software control. The watchdog timer resets the microprocessor if software fails to reset the timer within one of four pre-selected time intervals. The timer generates an optional interrupt after 2¹⁶, 2¹⁹, 2²², or 2²⁵ clock periods of the external oscillator. It generates the reset signal after an additional 512 clock periods. Table 14 indicates specific interrupt and reset times that apply for a 12MHz clock frequency.




Figure 9. PWM Output Waveform

Five watchdog-related control bits and two status flags are located in different special function registers. Table 15 shows the particular functions and SFR locations.

8051-Compatible Peripherals

Parallel I/O Ports

Like other 8051-based systems, the MAX7651/ MAX7652 features four 8-bit parallel ports that support general input and output, address and data lines, and various special functions. Each bidirectional port has a latch register (SFRs P0, P1, P2, and P3), an input buffer, and an output driver.

Port P0 is open-drain. Writing a logic level 1 to a P0 pin establishes a high-impedance input. When used as a general-purpose output, a P0 pin requires an external pull-up resistor to validate a logic level 1. When used as an address/data output, a P0 pin features an internal active high driver. Port 0 is a bidirectional Flash data I/O port during Flash programming and verification.

Port 1: Port 1 is a bidirectional I/O port with internal pullups. Port 1 pins that have 1's written to them are pulled high by the internal pullups and can serve as inputs. Port 1 receives low-order address bytes during Flash programming and verification.

Port 2: Port 2 is a bidirectional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups and can serve as inputs. Port 2 also serves as the high-order address and data bus (for 16-bit operations) during accesses to external memory, using strong internal pullups when emitting 1's.

Port 3: Port 3 is a bidirectional I/O port with internal pullups. Port 3 pins that have 1's written to them are pulled high by the internal pullups and can serve as inputs.

The P1 and P3 ports support the special functions listed in Table 16. Write a "1" to the corresponding bit in the port register to enable the alternative function.



Table 9. A/D Control (ADCON) Format—SFR Address C5H

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)			
CC	CCVT	CCIE	OVRN	M3	M2	M1	MO			
BIT	NAME			DESCF	RIPTION					
7	СС	conversion to ir	Conversion Complete Flag (Read Only). The MAX7651/MAX7652 set this flag to 1 following a conversion to indicate valid data in the ADDAT1 and ADDAT0 data SFRs (see below). The CC it is cleared to 0 when ADDAT1 is read by the CPU.							
6	CCVT	conversions at MAX7652 is res	Continuous Conversion Enable (Read/Write). When CCVT = 1, the ADC performs continuous conversions at the rate of 224 clock cycles/conversion. Conversions continue until the MAX7651/ MAX7652 is reset or until CCVT is cleared, in which case conversions stops after the current conversion ends.							
5	CCIE	Conversion Co the end of each		Enable (Read/Wi	rite). When CCIE	= 1, interrupt 3 is	generated at			
4	OVRN	completes whil	Overrun Flag (Read Only). The MAX7651/MAX7652 set this flag to 1 whenever a conversion completes while CC is set. The previous conversion result is overwritten. The OVRN bit is cleared to 0 when ADDAT1 is read by the CPU.							
3–0	M3-M0	0 1	lultiplexer Select versions (see Ta		tablish input confi	igurations for sin	gle-ended or			

Note: SFRs ADDAT1 and ADDAT0 contain the results of individual A/D conversions with the formats shown in Tables 8 and 9. A read to ADDAT1 clears the CC and OVRN flags in ADCON.

Table 10. A/D Data-1 (ADDAT1) Format—SFR Address C3H

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
SIGN BIT	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4

Table 11. A/D Data-0 (ADDAT0) Format—SFR Address C2H

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
BIT 3	BIT 2	BIT 1	BIT 0	0	0	0	0

Table 12. Pulse-Width Prescaler (PWPS) Format—SFR address DAH

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
PWPS7	PWPS6	PWPS5	PWPS4	PWPS3	PWPS2	PWPS1	PWPS0

Table 13. Pulse-Width Data A (PWDA) Format—SFR address DBH

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
PWDA7	PWDA6	PWDA5	PWDA4	PWDA3	PWDA2	PWDA1	PWDA0

Table 14. Pulse-Width Data B (PWDB) Format—SFR address DCH

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
PWDB7	PWDB6	PWDB5	PWDB4	PWDB3	PWDB2	PWDB1	PWDB0

Table 15. Pulse-Width-Modulator Control (PWMC) Format—SFR Address FEH

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)			
PWON	_	_				PWENA	PWENB			
BIT	NAME		DESCRIPTION							
7	PWON		odulator Enable. 5 counter circuit		to enable the c	divide-by-two, PV	VPS prescaler,			
6–2	—	Not used								
1	PWENA	PWM Output A	Enable. Set to 1	to enable PWM c	utput A.					
0	PWENB	PWM Output B	Enable. Set to 1	to enable PWM c	output B.					

Table 16. Watchdog Interrupt and Reset Times (fck = 12MHz)

WD1	WD0	INTERRUPT TIMOUT	TIME (ms)	RESET TIMOUT	TIME (ms)
0	0	2 ¹⁶ clocks	5.461	2 ¹⁶ + 512 clocks	5.474
0	1	2 ¹⁹ clocks	43.691	2 ¹⁹ + 512 clocks	43.734
1	0	2 ²² clocks	349.525	222 + 512 clocks	349.567
1	1	2 ²⁵ clocks	2796.000	2 ²⁵ + 512 clocks	2796.042

Serial Interface Ports

The MAX7651/MAX7652 each have two serial interfaces that operate according to the 8051 industry standard. Serial Port 0 uses SFRs SCON0 and SBUF0 for control and buffer functions. Serial Port 1 uses SFRs SCON1 and SBUF1 with identical bit functionality. See the MAX7651/MAX7652 *Programmer's Reference Manual* for details concerning serial-port data operations and timing information.

Timers/Counters

The MAX7651/MAX7652 have three timer/counters that function in several different modes for applications such as UART baud-rate control. All three timer/counters operate according to the 8051 industry standard. Specifically, the control (TCON), mode (TMOD), timer-0 parameter (TL0, TH0), Timer1 parameter (TL1, TH1), and Timer-2 parameter (TL2, TH2, RCAP2L, RCAP2H) SFRs have conventional formats. See the MAX7651/ MAX7652 *Programmer's Reference Manual* for information concerning timer/counter applications.

Crystal Oscillator

The MAX7651/MAX7652 each have a single-stage inverter (Input at XTAL1, Output at XTAL2) that supports a crystal controlled oscillator. The crystal oscillator frequency should be between 1 and 12 MHz.

Note: External flash memory programming requires a minimum crystal oscillator frequency of 4MHz.

Crystal Specification:

Rs(typ)	25–40Ω
Rs(max)	150Ω
Load Capacitance	10–15pF
Oscillation Mode	Fundamental
Frequency	12,000MHz (max)
Tolerance	±0.01%
Holder Capacitance	ЗрF
Motional Inductance (typ)	50mH
Motional capacitance (typ)	0.0035pF

An external oscillator can also be used to clock the MAX7651/MAX7652 at frequencies between 1 and 12MHz, provided that the duty cycle is between 40% and 60%. When using an external clock source connect the clock to XTAL1, with XTAL2 unconnected.

Applications Information

Performing a Conversion

An example of a conversion with the MAX7651/ MAX7652 is as follows:

- Write to the ADCON SFR, setting bit CCIE to 1, and bits M3–M0 to appropriate values for the desired differential or single-ended analog input configuration (Tables 6 and 7).
- Wait 224 clock cycles to receive Interrupt 3 as an indication that the A/D conversion is complete.
- Read the conversion data in SFRs ADDAT0 and ADDAT1 as described in Tables 8 and 9.

Using FLASH Memory

The upper and lower 8kB blocks of internal Flash memory are each organized as 128 64-byte pages. Read, write, and page-erase operations cannot be applied to either block while executing program commands from the other block.

Note: Standard MOVC operations are supported.

FLASH Memory Special Function Registers

Tables 17 and 18 show the formats for the EEAH and EEAL SFRs. The EEAH register specifies the applicable Flash memory block (high or low) and the page address within that block. The EEAL register specifies the byte address within the specified page.

Table 19 shows the format for the Flash memory data (EEDAT) SFR that is used for 8-bit read and write transfers from and to a specified address.

Table 20 shows the format for the Flash memory status and command (EESTCMD) SFR. Bits RDYHI and RDYLO are cleared to zero when a read, write, or pageerase operation is applied to the high or low flash memory block. These bits are set to one once the flash

NAME	SFR	BIT	DESCRIPTION
WDIF	EICON	3	Watchdog Interrupt Flag. WDIF is set to 1 after completion of the interrupt timeout period (see Table 14). WDIF must be cleared by software before exiting interrupt service routine. Otherwise interrupt reoccurs upon exiting. WDIF is automatically cleared by either an external RST assertion or a WDT-generated reset.
WTRF	WDT	2	Watchdog Reset Flag. The WTRF bit is a status/control bit indicating that the Watchdog counter has counted an additional 512 clocks past the WDT interrupt and has generated a processor RESET. The 8051's "reset" routine should check the WTRF flag to determine the source of the reset. Additionally, if the WTRF flag has been set the Watchdog Timer counts will be reset when a zero is written to the WTRF flag. This allows the processor to regain synchronization with the WDT after a WDT reset has occurred. WTRF is also cleared when a zero is written to it.
EWT	EICON	1	Enable Watchdog Timer. Set to 1 to enable the watchdog timer. An assertion at the external RST pin automatically clears EWT. If EWT is cleared after being set. The watchdog timer count will suspend until EWT is set to 1 again.
RWT	EICON	0	Reset Watchdog Timer. Writing a "1" to the RWT bit will reset the watchdog counter ONLY if the end of the count has been reached (WDIF = 1) and the 512 clock window has not expired (WTRF = 0). <i>Writing to RWT before the timeout period will not reset the watchdog timer</i> .
WD1	CKCON	7	Watchdog Control Bit 1. Controls the watchdog interrupt timeout (see Table 14).
WD0	CKCON	6	Watchdog Control Bit 0. Controls the watchdog interrupt timeout (see Table 14).
EWDI	EIE	4	Enable Watchdog Interrupt. An interrupt will be generated after the interrupt timeout period when EWDI = 1. Either a WDT-generated reset or an assertion at the external RST pin automatically clears EWDI.

Table 18. Alternate Port Functions

PORT PIN	ALTERNATIVE FUNCTION	DESCRIPTION				
P1.3	TXD1	Transmit Serial Output for Serial Port				
P1.2	RXD1	eceive Serial Input for Serial Sort				
P1.1	T2EX	Timer 2 External Capture/Reload Trigger				
P1.0	T2/T2_OUT	Timer 2 External Input/Output				
P3.7	RD	Read Output				
P3.6	WR	Write Output				
P3.5	T1	Timer 1 External Input				
P3.4	T0/READY	Timer 0 External Input/Ready State Output (External Flash Programming mode only)				
P3.1	TXD0	Transmit Serial Output for UART 0				
P3.0	RXD0	Receive Serial Input for UART 0				

Table 19. Flash Address High (EEAH) Format—SFR Address EBH

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)				
BLOCK	EEAH6	EEAH5	EEAH4	EEAH3	EEAH2	EEAH1	EEAH0				
BIT	NAME		DESCRIPTION								
7	BLOCK	,	Flash Memory Block. Set BLOCK = 1 to access the high Flash memory block. Set BLOCK = 0 to access the low Flash memory block.								
6 - 0	EEAH_	Page Address.	Determines the I	Flash memory pa	.ge. EEAH6 is the	MSB.					

Table 20. Flash Address Low (EEAL) Format—SFR Address EAH

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)		
		EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0		
BIT	NAME			DESCR					
7,6	—	Not used.							
			lot used. Byte within Page Address Bit. Determines the byte address within a Flash memory page. EEAL5 is the MSB.						

memory operation is complete. Never attempt to execute a flash memory command when either RDYHI or RDYLO are 0 (command action in progress).

Flash Memory Read

To read Flash memory, load the address into SFRs EEAH and EEAL. Then write AAH to EESTCMD. The results of the read operation will be available in SFR EEDAT in the next CPU instruction cycle.

Flash Memory Write

Erase operations set all bits to "1". After a byte has been programmed it must be erased before it is re-written. To write to Flash memory, load the address into SFRs EEAH and EEAL, and load the data into EEDAT. Then write 55H to EESTCMD. The execution time for flash memory write is $63\mu s$ (typ) and is independent of the CPU clock.



Note: Do not write to the same location more than twice before the next page/mass erase operation.

Flash Memory Page Erase

The page erase operation sets all bits within the page to "1"s. To erase a page from Flash memory, load the page address into SFR EEAH, register EEAL is not used. Then write 5AH to EESTCMD. The execution time for page erase is 9.4ms (typ) and is independent of the CPU clock.

Note: Do not attempt to apply read, write, or pageerase operations to the flash memory block in which the CPU is currently executing program instructions.

External Flash Memory Programming

The MAX7651/MAX7652 are normally shipped with the internal Flash memory blocks fully erased (all bits set to 1) and ready for external programming. External write, read (verify), and mass-erase operations are available. Flash memory addresses for either the upper or lower 8-kbyte blocks are specified at Ports 1 and 2.

Before applying any external Flash memory operations, power-up the MAX7651/MAX7652 with RST asserted. ALE, PSEN, and ports P1 –P3 are pulled high with weak resistive pullups. Port P0 requires $10k\Omega$ external pullups. Wait at least 10ms for the oscillator and internal circuitry to stabilize. The program, verify and masserase flash memory programming steps are outlined below.

Note: Failure to follow proper power-up conditions or the specified flash memory programming steps can result in loss of flash data integrity.

External Flash Memory Program (Table 2)

Erase operations. Set all bits to "1". After a byte has been programmed it must be erased before it is re-written.

- 1) Power-up the device with RST asserted and allow ALE and PSEN to float to the "1" state (they will be internally pulled-up during RST assertion).
- 2) Wait 10ms for the internal bandgap and oscillator to stabilize.
- 3) Apply the memory location on the address lines at ports 1 and 2.
- 4) Apply data to the data lines at port 0.
- 5) Raise EA / VPP to DVDD and pull PSEN low.
- 6) Set P2.6, P2.7, P3.6, and P3.7 to the levels shown in Table 2.
- 7) Set P2.5 low or high for the lower or higher 8kB Flash memory block.

- 8) Force ALE / PROG low. P3.4 (READY) will go low to indicate a write in progress.
- When P3.4 returns high (write complete after approximately 63µs), set ALE / PROG high.

10) Power-down sequence.

- A) Remove drive from and allow PSEN and ALE/PROG to float high.
- B) Pull EA low.
- C) High-Z all digital pins.
- D) Remove power from all power pins.

Note: Do not write to the same location more than twice before the next page/mass erase operation.

External Flash Memory Verify (Table 2) External Verify:

If lock bits LB1 and LB2 have not been programmed, the programmed flash array(s) can be read back through the address and data lines for verification. The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that their features are enabled.

External verify (readback) power-up sequence:

- 1) Power-up the MAX7651/MAX7652 with RST asserted, allow ALE and PSEN to float to the "1" state (they will be internally pulled-up during RST assertion). Wait 10ms for the internal bandgap and oscillator to stabilize.
- 2) Pull PSEN LOW, EA HIGH, ALE HIGH, and set P2.6, P2.7, P3.6, P3.7, P2.5, as per *Flash Programming* Modes (Table 2) for reading either LOWER or UPPER flash memory block.

Note: P2.7 is cycled low/high to perform a FLASH read operation. Minimum low time for P2.7 is ten clock cycles.

External verify power-down sequence:

- 1) Power-down sequence
 - A)Remove drive from and allow PSEN and ALE/ PROG to float high.
 - B) Pull EA low.
 - C) Hi-z all digital pins.
 - D) Remove power from all power pins.

External Flash Memory Mass Erase

A mass erase operation sets all bits, including the lock bits to "1" (Table 22).

External Erase:

Both FLASH arrays can be simultaneously mass-erased electrically by using the proper combination of control signals as shown in Table 2. The erase operation must be executed before either memory can be programmed. Lock bits are also erased (Set to 1).

External chip erase power-up sequence:

- 1) Power-up chip with RST asserted, and allow ALE and PSEN to float to the "1" state (they will be internally pulled-up during RST assertion). Wait 10ms for the internal bandgap and oscillator to stabilize.
- 2) Pull PSEN LOW, EA HIGH, set P2.6, P2.7, P3.6, P3.7, and P2.5, as per Mass Erase mode in the Flash Programming Modes (table 2).
- 3) P3.4 will be LOW during mass erase cycle and return HI at the end of mass erase cycle.

External chip erase power-down sequence:

- 1) Power-down sequence
 - A)Remove drive from and allow PSEN and ALE/ PROG to float high.
 - B) Pull EA low.

C) Hi - z all digital pins.

D) Remove power from all power pins.

Figure 2 shows the timing waveforms that apply for the Flash memory mass erase operation.

Flash Memory Lock Bits

The MAX7651/MAX7652 each contains three lock bits which can be left unprogrammed (logic "1") or can be programmed (logic "0") to obtain the additional features listed in the table below:

When lock bit "1" is programmed (set to logic "0"), the logic level at the EA pin is sampled and latched during RST deassertion. Subsequent changes in logic levels on EA have no effect. If the device is powered-up without a reset (RST), the latch initializes to a random value and holds that value until RST is pulsed high, then low. It is necessary that the latched value of EA be in agreement with the current logic level at that pin in order for the device to function properly.

Signature Bytes

The MAX7651/MAX7652 contain three signature bytes with the information shown in Table 23. Read each byte by following the *Flash Memory Read* procedure, but set P2.6, P2.7, P3.6, and P3.7 at low. Signature bytes are not affected by mass erase or page erase operations.

Table 21. Flash Memory Data (EEDAT) Format—SFR Address ECH

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0

Table 22. Flash Status and Control (EESTCMD) Format—SFR Address EDH

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	
RDYHI/ EECMD7	RDYLO/ EECMD6	EECMD5	EECMD4	EECMD3	EECMD2	EECMD1	EECMD0	
BIT	NAME			DESCR	IPTION			
7	RDYHI	High Block Ready Status. The MAX7651/MAX7652 set RDYHI to 0 during read, write, and page- erase operations that are applied to the 8-kbyte "high" block of flash memory. The bit is otherwise set to 1.						
6	RDYLO	Low Block Ready Status. The MAX7651/MAX7652 set RDYLO to 0 during read, write, and page- erase operations that are applied to the 8-kbyte "low" block of flash memory. The bit is otherwise set to 1.						
7 - 0	EECMD	Flash Memory Command Bits. Used to specify read, write, or page-erase memory commands. EECMD7 is the MSB.						

Interrupt System

The MAX7651/MAX7652 has ten program-assist interrupts that are either external or internal to the 8051 system. Table 24 shows the SFR bit locations for interrupt enable and priority control. Shaded Table regions reflect the 8051 industry standard. Set SFR bit IE.7 high to enable all interrupts. See the MAX7651/MAX7652 *Programmer's Reference Manual.*

Timers

The MAX7651/MAX7652 feature several modes of timing control through the CKCON special function register. Table 25 shows the CKCON SFR format. The individual control bits can be used to set the number of clock cycles needed (four or twelve) to increment each timer/counter or the number of clock cycles needed to execute the MOVX instruction. See the MAX7651/MAX7652 *Programmer's Reference Manual* for further details.

Analog and Digital Supplies

The MAX7651/MAX7652 have multiple power-supply inputs: one analog AV_{DD} and three digital DV_{DD}. The pulse width modulators have their own power supply inputs, PWMV and PWMG. Decouple all supply inputs with a 0.1 μ F capacitor in parallel with a 10 μ F low ESR capacitor, with both capacitors as close to the supply pins as possible and with the shortest possible connection to the ground plane.

Table 23

PARAMETER	MIN	МАХ	COMMENTS
TPROGL	10T _{CK}		TPROGL must equal TWRITE during lockbit writes
TASUW	ЗТ _{СК}		
TWRITE	7T _{CK} + 54μs	7T _{CK} + 72μs	
T _{ADSUR}	ЗТ _{СК}		
T _{READ}		8T _{CK} + 50ns	Read access time
T _{P27L}	10T _{CK}		
T _{P27H}	ЗТ _{СК}		
T _{CK}	83ns	250ns	

Note: P2.6, P2.7, P3.6, and P3.7 must also meet T_{ASUW} (min) timing specification.

Table 24. Lock Bit Protection Modes

PROGRAM LOCK BITS		СК							
	LB1 LB2 LB3		LB3	PROTECTION TYPE					
1	1	1	1	No program lock features (Default after a mass erase)					
2	0	1	1	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset (RST), and further external data programming of both FLASH arrays is disabled.					
3	0	0	1	Verify (read) is disabled. (see Mode 2)					
4	0	0	0	External execution is disabled (EA override, see Mode 3).					

Table 25. MAX7651/MAX7652 Signature Bits

ADDRESS	DATA	MEANING
30H 7FH		JEDEC Continuation Byte
31H	СВН	Manufactured by Maxim
32H	20H	MAX7651/MAX7652

Table 26. MAX7651/MAX7652 Interrupts (Note 1)

INTERRUPT	ASSOCIATED FEATURE	ENABLE SFR BIT (NOTE 2)	PRIORITY SFR BIT (NOTE 3)	PRIORITY	
INTO	External Interrupt 0	IE.0	IP.0	1	
ĪNT1	External Interrupt 1	IE.2	IP.1	3	
FLASH	Flash Operation Complete	EIE.0	EIP.0	8	
ADC	A / D Operation Complete	EIE.1	EIP.1	9	
WDTI	Watchdog Timer	EICON.1	EIP.4	10	
TF0 or EXF0	Timer 0	IE.1	IP.1	2	
TF1 or EXF2	Timer 1	IE.3	IP.3	4	
TI_0 or RI_0	Serial Port 0	IE.4	IP.4	5	
TF2 or EXF2	Timer 2	IE.5	IP.5	6	
TI_1 or RI_1	Serial Port 1	IE.6	IP.6	7	

Note 1: Shaded areas reflect the 8051 industry standard.

Note 2: Set Enable SFR bit high to enable interrupt.

Note 3: Set Priority SFR bit high to eatablish high priority.

Table 27. CKCON SFR Address 8EH

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
WD1	WD0	TIMER2	TIMER1	TIMER0	MD2	MD1	MD0
BIT	NAME			DESCR	IPTION		
7	WD1						
6	WD10	Set WD1 and WD0 to adjust the interrupt interval for the watchdog timer. (See <i>Watchdog Timer</i> .)					
5	TIMER2	Timer 2 Control. Set TIMER2 = 1 for TIMER2-associated counter increments at four clock intervals. Set TIMER2 = 0 for increments at 12 clock intervals.					
4	TIMER1	Timer 1 Control. Set TIMER1 = 1 for Timer1-associated counter increments at four clock intervals. Set TIMER1 = 0 for increments at 12 clock intervals.					
3	TIMERO	Timer 0 Control. Set TIMER0 = 1 for Timer0-associated counter increments at four clock intervals. Set TIMER0 = 0 for increments at 12 clock intervals.					
2	MD2	Set MD2, MD1, and MD0 to adjust the Read/Write strobe width (in clocks). The number of clock cycles is two plus the MD2, MD1, MD0 decimal value. MD0 is the LSB.					
1	MD1						nber of clock
0	MD0						

Power Requirements

MAX7651 operates from +5V while the MAX7652 operates from +3V analog and digital supply voltages. The analog supply current is typically 2mA. The typical digital supply currents (continuous A/D conversions at 12MHz clock frequency) are 5mA and 13mA at +3V and +5V, respectively. Current consumption will vary depending on RAM read/write and flash read/write page erase duty cycle.

Idle Mode

In idle mode, CPU processing is suspended and internal data registers maintain their current data. However, unlike typical 8051 systems, the clock is not disabled internally. Set PCON.0 (IDLE) high to enter the Idle



mode after the instruction is complete. Figure 10 shows the related timing characteristics.

Enable any interrupt to clear PCON.0 and exit the Idle mode (See Figure 11 for the related timing). Assert RST alternately.

Stop Mode

In stop mode, the internal clock and analog circuitry are powered-down. Set PCON.1 (STOP) HIGH to enter the Stop mode after the instruction is complete. Figure 12 shows the related timing characteristics. The only way to exit Stop mode is to assert RST.

____Definitions

Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best straight-line fit or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX7651/MAX7652 are measured using the best straight-line fit method.




Figure 10. Idle Mode Entry Timing




Figure 11. Idle Mode Exit Timing




Figure 12. Stop Mode Timing

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of less than 1LSB guarantees no missing codes and a monotonic transfer function.

Offset Error

The offset error is the difference between the ideal and the actual offset points. For an ADC, the offset point is the midstep value when the digital output is zero.

Gain Error

The gain or full-scale error is the difference between the ideal and actual gain points on the transfer function, after the offset error has been canceled out. For an ADC the gain point is the midstep value when the digital output is full-scale.

Signal-To-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, SNR is the ratio of full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADCs resolution (N Bits):

In reality, there are other noise sources besides quantization noise including thermal noise, reference noise, clock jitter. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-To-Noise Plus Distortion (SINAD)

Signal-To-Noise Plus Distortion is the ratio of the fundamental input frequency's RMS amplitude to RMS equivalent of all other ADC output signals. SINAD (dB) = 20 x log (SignalRMS / NoiseRMS)

Effective Number Of Bits (ENOB)

ENOB indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADCs error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the effective number of bits as follows:

Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

THD = 20 × log
$$\frac{\sqrt{\left(V_2^2 + V_3^2 + V_4^2 + V_5^2\right)}}{V_1}$$

where V1 is the fundamental amplitude, and V2 through V5 are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range (SFDR)


SFDR is the ratio of RMS amplitude of the fundamental maximum signal component to the RMS value of the next largest distortion component.

Chip Information


TRANSISTOR COUNT: 358,000 PROCESS: CMOS



_Pin Configuration



Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

MAX7651/MAX7652

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2001 Maxim Integrated Products Printed USA

is a registered trademark of Maxim Integrated Products.